Images are for reference only
74HCT373D
+BOMLatches
-
ManufacturerNexperia
-
Mfr. Part #74HCT373D
-
In Stock20447
365 Days Quality Guarantee
7*24 hours service quarantee
90-day after-sales guarantee
Genuine Product Guarantee
Specifications
| Attribute | Value |
Overview
Description
The device features eight latches with individual data input (D) and output (Q) lines, and a common latch enable (LE) and output enable (OE) control. When the latch enable is active, the data present at the D inputs is transferred to the Q outputs. The outputs can be placed in a high-impedance state with the output enable control, allowing for bus interfacing or multiplexing applications.
The 74HCT373D is typically used in applications where temporary storage of data is required, such as in registers, bus drivers, and data buffering. It operates within a voltage range of 4.5V to 5.5V and is commonly packaged in surface-mount or through-hole configurations.
Equivalent
Features
1. Octal Latch Configuration: It has eight latches, which makes it suitable for a wide range of applications requiring temporary data storage and transfer.
2. 3-State Outputs: The outputs can be set to high, low, or high-impedance state, allowing for easy interfacing with other bus-oriented systems.
3. High-Speed Operation: Designed for fast data processing applications, it operates effectively at varying frequencies.
4. Compatibility: Compatible with TTL logic levels, making it easy to integrate into existing systems that utilize TTL devices.
5. Supply Voltage: Operates typically at 5V, consistent with most standard digital circuits.
6. Low Power Consumption: Being part of the HCT logic family, it offers reduced power consumption compared to traditional TTL devices.
7. Latch Enable Control: The device features a latch enable input, allowing data to be latched or transparent based on control logic.
These features make the 74HCT373D suitable for applications in computing, communication, and other digital systems.
Pinout
1. Pin Count: 20 pins.
2. Pin Functions:
- Pins 1-8: Data inputs (D0-D7).
- Pin 9: Ground (GND).
- Pin 10: Output enable (OE), active low.
- Pin 11-18: 3-state outputs (Q0-Q7).
- Pin 19: Latch enable (LE), active high.
- Pin 20: Positive supply voltage (VCC).
The latch is transparent when LE is high, allowing the data inputs to pass directly to the outputs. When LE is low, the data present at the inputs is latched, and the outputs will reflect this data until the latch is enabled again. The OE pin, when high, disables the outputs, putting them in a high-impedance state, allowing for bus line sharing.